Modern RF systems are under consistent pressure to make use of the RF spectrum in increasing sophisticated ways. As the RF spectrum becomes increasingly congested, RF systems must contend with increased interference while achieving frequency agility and spectral efficiency and simultaneously achieving increased data rates. Additionally, as mobile technology becomes more pervasive in both commercial and DoD technology, novel RF systems must work within increasingly limited power budgets. Furthermore, there is a constant push to achieve reduced size and weight for RF systems of all size scales.
Such system requirements create concomitant challenges for RF integrated circuits for which compound semiconductors provide a potential solution. The compound semiconductor (CS) electronics industry has a long history of driving advancements in RF/mixed signal systems. The success of CS materials in these systems is due in large part to the many superior properties of these materials relative to silicon. For example, high electron mobility and peak velocity of InP-based material systems have resulted in transistors with f max above 1THz [1] as well as ultra-high-speed mixed-signal circuits (see, for example, [2] ). The wide energy bandgap of GaN has enabled large voltage swings as well as high breakdown voltage RF power devices [3] . Excellent thermal conductivity of SiC also makes tens of kilowatt-level power switches possible [4] .
Additionally, on-chip high-Q microelectromechanical resonators and switches in various materials, such as AlN, have been demonstrated that potentially can be used for clock references and frequency selective filters [5] .
The advantages of CS materials are illustrated in Table 1 below. As indicated by Table 1 , compound semiconductors exhibit many superior materials properties relative to silicon technology. However, the modest complexity of CS circuits relative to silicon circuits has limited their deployment in many applications. In particular, GaN is a material system with an unparalleled combination of high breakdown field, band gap, and thermal conductivity, but with limited integration complexity to date. Overall, it is clear that no materials system excels for all metrics highlighting the benefit to integration. In order to address the challenges of next-generation RF system requirements, substantial innovation in compound semiconductor materials, devices, circuits, and integration technologies is required. The DARPA Microsystems Technology Office has invested in a number of programs which seek to provide this innovation. The DARPA Nitride Electronic NextGeneration Technology (NEXT) program [6] is developing high performance nitride transistors for high-speed RF, analog and mixed signal electronics, thus overcoming the Johnson figure of merit limit to achieving simultaneous high-speed operation and high breakdown voltage. The DARPA Microscale Power Conversion (MPC) program [7] is developing nitridebased technology to enable dynamic envelope-tracking power conversion embedded in RF radiating elements. The DARPA Diverse Accessible Heterogeneous Integration (DAHI) program [8] is developing transistor-scale heterogeneous integration processes to intimately combine advanced compound semiconductor (CS) devices, as well as other emerging materials and devices, with high-density silicon CMOS technology. This paper reviews the latest technical progress of these three DARPA programs.
II. DARPA NEXT PROGRAM
The DARPA NEXT program has made significant strides in enhancing the capabilities of GaN transistor technology to more fully realize GaN's potential for high speed-high breakdown devices, as indicated by its superior Johnson figure of merit [10] . As reported previously [6] , NEXT has aggressively pushed the operating speed of GaN HEMTs by simultaneously minimizing carrier transit time, maximizing electron density, reducing access resistances, and optimizing parasitic capacitances with novel device structures.
The DARPA NEXT program goals focus on GaN enhancement-mode and depletion-mode HEMT performance, yield, uniformity, and reliability. These are shown in Figure 1 , with the check marks indicating metrics that have been met by the program. This table indicates the considerable success that the DARPA NEXT performers have achieved in relation to the program goals. The current status of HEMT operating speed in the DARPA NEXT program is shown in Figure 2 . Aggressive device scaling has resulted in enhancementand depletion-mode GaN HEMTs with dramatically improved unity-gain cutoff frequency (f T ) and maximum oscillation frequency (f max ) as compared to the state-of-the-art prior to the program. Additionally, NEXT has aggressively improved device yield and circuit complexity, achieving a 501-stage ring oscillator using both enhancement-mode and depletion-mode HEMTs on a single substrate. 
III. DARPA MPC PROGRAM
The DARPA MPC program has focused on leveraging recent progress in GaN transistor technology to develop GaN MMIC-based RF power amplifiers which utilize envelope-tracking to achieve very high efficiency at X-band frequencies. As reported previously [7] , the program envisions co-designing a MMIC power amplifier with a dynamic voltage power supply modulator consisting of a very fast GaN power switch.
MPC program participants have made substantial progress in advancing the state-of-the-art in envelopetracking power supply technology. Figure 3 plots power-added efficiency versus operating frequency for state-of-the-art power amplifiers. Results from the MPC program show the efficiency increase from 20% to over 50% at 10GHz. Similarly, Figure 4 , which plots efficiency versus envelope bandwidth, shows that the MPC program achieved a 500MHz RF envelope bandwidth with an efficiency of 40% or greater, which is more than an order of magnitude increase over the state of the art (20MHz). 
IV. DARPA DAHI PROGRAM
The preceding sections have highlighted many of the advantages of CS materials for RF modules. However, despite the advantages of CS materials, Si CMOS-based technologies have increasingly been employed in highperformance RF/mixed signal systems. These technologies have leveraged the enormous investments in digital CMOS device scaling and process development to achieve tremendous levels of complexity and integration, while also demonstrating far higher levels of yield and manufacturability than any CS technology. The integration density of Si-based technologies has enabled novel on-chip digital correction and linearization techniques (for example, [9] ), producing excellent RF and mixed-signal circuit performance despite the limitations of silicon's material properties.
Such correction techniques have the potential to produce dramatic RF and mixed-signal performance improvements in CS electronics as well; however, CS technologies lack the integration density and yield to implement these circuit concepts. Given these trends, it is our view that the future of high-performance RF and mixed-signal electronics lies in the integration of CS materials with silicon technology in a way that will allow the advantages of the two technology types to be optimally combined. Figure 5 illustrates the potential impact of heterogeneous integration in RF/mixed signal systems, using a representative transceiver as an example. Essentially all major components in a typical transceiver can potentially benefit from the reduced parasitics of heterogeneous integration, utilizing the benefits of highperformance CS materials with the control and calibration capabilities of Si CMOS. To that end, the DARPA DAHI program is developing transistor-scale heterogeneous integration processes to intimately combine advanced compound semiconductor (CS) devices, as well as other emerging materials and devices, with high-density silicon CMOS technology. The ultimate goal of DAHI is to establish a manufacturable, accessible foundry technology for the monolithic heterogeneous co-integration of diverse (e.g., electronic, photonic, MEMS) devices, and complex silicon-enabled architectures, on a common substrate platform for defense and commercial users. This capability will not only have significant impacts on the performance of both military and commercial microsystems, but it also represents a new paradigm for the CS electronics community.
One element of DAHI, the Compound Semiconductor Materials on Silicon (COSMOS) thrust, has demonstrated three different approaches (shown in Figure 3 ) to achieving InP BiCMOS integrated circuit technology featuring InP HBTs and deep submicron Si CMOS [12] [13] [14] for RF and mixed signal circuits.
DAHI/COSMOS performers have demonstrated complex heterogeneously integrated mixed-signal circuit designs, including digital-to-analog converters (DACs) with unprecedented SFDR performance in the GHz output frequency regime [15] as well as revolutionary ultra-wide band ADCs. The ADC design employs a time-interleaved architecture utilizing InP HBTs for track-and-hold circuitry and 130nm Si CMOS to provide the sub-ADCs and the circuitry required for complex time-interleaving. This ADC represents the most complex heterogeneously integrated circuit to date, with ~1000 InP HBTs, ~16,000 Si HBTs, and 2500 Si MOSFETs, with more than 1800 heterogeneous interconnects between the InP HBT chiplet and the Si base chip. This approach has resulted in an ultra-wide band ADC with state-of-the-art signal-to-noise-anddistortion ratio (SINAD) of over 30dB across frequency ranges of 2.75-8.75GHz and 14.25-20.25GHz. This performance level is on par with the most advanced ADCs currently demonstrated [16] , which required the use of 32nm CMOS technology (as compared to the 130nm CMOS used by the DAHI/COSMOS ADC). It is expected that the combination of InP HBTs heterogeneously integrated with an advanced CMOS node would enable dramatically improved SINAD at higher frequencies, far in excess of the current state-ofthe-art. DAHI performers have also demonstrated the world's first GaN + CMOS RF amplifier using monolithic heterogeneous integration of GaN HEMTs with Si pMOS gate bias control [17] .
Recently, a new DAHI Foundry Technology thrust was initiated [18] to advance the diversity of heterogeneous device and materials available in a silicon-based platform. This foundry will seek to include a wider array of materials and devices (including, GaN and MEMS technologies) with complex silicon-enabled (e.g. CMOS) architectures and thermal management structures on a common silicon substrate platform. The goal of the DAHI Foundry Technology thrust is to develop a mature, reliable heterogeneous integration technology in a cost-effective foundry.
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